The 24-bit sigma-delta charge-redistribution DAC is designed to have high absolute accuracy, low flicker noise and low power consumption, and is robust against temperature variations and radiation.
In the next edition we’ll be combining the DAC with the VCOs and tuning them all up. Tuning up circuits like this is tricky, and we may have to bend the only-logic-chip rules a little bit ...
a third order single loop multibit sigma delta DAC, followed by a continuous time reconstruction filter. The device is fabricated on TSMC 28nm process where high precision analog circuits are combined ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results